Official Amendment Serial No: 09/943,078

Attorney Docket MIO 0083 PA

IN THE CLAIMS

In accordance with the REVISED AMENDMENT FORMAT and waiver of 37 CFR §1.121, as promulgated by order of Stephen Kunin, Deputy Commissioner for Patent Examination Policy, on January 31, 2003, the entire set of presently pending claims has been reproduced below in the approved revised amendment format. No separate markedup copy of the amended claims has been provided.

Please amend claims 1 and 4.

2937 223 0724

1. (Currently Amended) A method of fabricating a semiconductor device comprising: forming a first dielectric layer over a base substrate;

forming a damascene trench in said first dielectric layer, said damascene trench having a gate area and a local interconnect area;

forming a gate oxide layer on said base substrate within said gate area of said damascene trench:

depositing a conductive layer over said base substrate such that filling said damascene trench is filled with a conductive material;

planarizing said device to define a damascene structure and,

removing said first delectric layer to define including a damascene gate structure and a damascene local interconnect structure electrically coupled by said conductive material within said damasdene trench, wherein said damascene local interconnect structure formsforming a cohnection to said base substrate; and

removing said first dielectric layer.

(Original) A method of fabricating a semiconductor device according to claim 1, further comprising forming an isolation trench in said base substrate before said first dielectric layer is formed.

Official Amendment S rial No: 09/943,078 Attorney Docket MIO 0083 PA

Sub 27

- 3. (Original) A method of fabricating a semiconductor device according to claim 2, wherein at least a portion of said damascene trench at least partially overlies said isolation trench.
- 4. (Currently Amended) A method of fabricating a semiconductor device according to claim 2, wherein said isolation trench formation comprises:
- depositing a pad oxide layer over said base substrate;
 - depositing a nitride layer over said pad oxide layer;
- forming a mask over said nitride layer;

etching through portions of said nitride layer and said pad exide layer and etching into said base substrate defining an isolation trench opening in said base substrate;

stripping away said mask; and

filling said isolation trench opening with a dielectric material.; and,

removing said pad exide layer and said pad exide layer.

- 5. (Original) A method of fabricating a semiconductor device according to claim 1, wherein said first dielectric layer formation comprises depositing a conformal inter-layer dielectric material over said base substrate.
- 6. (Original) A method of fabricating a semiconductor device according to claim 1, wherein said damascene trench formation comprises:

forming a patterned mask over said first dielectric layer;

etching through said first dielectric layer to said base substrate in areas defined by said patterned mask; and,

stripping said patterned mask from said first dielectric layer.

7. (Original) A method of fabricating a semiconductor device according to claim 1, further

Official Am ndm nt Serial No: 09/943,078 Attorney Docket MIO 0083 PA

Sugal

comprising providing at least one implant within said base substrate through said damascene trench.

8. (Original) A method of fabricating a semiconductor device according to claim 1, wherein said gate oxide layer formation comprises:

growing an oxide layer on said base substrate;

forming a patterned mask over said semiconductor device, said pattern arranged to expose at least a portion of said oxide layer within said local interconnect area;

etching away the exposed portion of said oxide layer; and, stripping said patterned mask from said semiconductor device.

- 9. (Original) A method of fabricating a semiconductor device according to claim 8, further comprising providing a contact implant within said base substrate through said damascene trench prior to stripping said patterned mask.
- 10. (Original) A method of fabricating a semiconductor device according to claim 1, wherein said conductive material comprises a polysilicon material.
- 11. (Original) A method of fabricating a semiconductor device according to claim 10, further comprising forming a silicide layer over said polysilicon material within said gate area of said damascene trench.

12-13. (Cancelled)

14. (Original) A method of fabricating a semiconductor device according to claim 1, further comprising forming lightly doped drain regions in said base substrate after removing said first dielectric layer, said lightly doped drain regions formed within said base substrate adjacent to said damase ne gate structure and said damascene local

Official Amendm nt Serial No: 09/943,078 Attorney Docket MIO 0083 PA

interconnect structure.

Suiga

15. (Original) A method of fabricating a semiconductor device according to claim 1, further comprising forming spacers against the vertical walls of said damascene gate structure and said damascene local interconnect structure.

16. (Original) A method of fabricating a semiconductor device according to claim 1, further comprising:

forming lightly doped drain regions in said base substrate after removing said first dielectric layer, said lightly doped drain regions formed within said base substrate adjacent to said damascene gate structure and said damascene local interconnect structure;

forming spacers against the vertical walls of said damascene gate structure and said damascene local interconnect structure; and,

forming doped source/drain regions in said base substrate after forming said spacers such that said base substrate is doped more deeply into said base substrate adjacent to said spacers than into said base substrate underneath said spacers.

17-28. (Withdrawn)

29-38. (Cancelled)

39. (Previously Amended) A method of fabricating a semiconductor device comprising:

forming an isolation trench in a base substrate

forming a first dielectric layer over said base substrate;

forming a first patterned mask over said first dielectric layer;

etching through said first dielectric layer to said base substrate in areas defined by said first patterned mask to define a damascene trench in said first dielectric layer, said damascene trench having a gate area and a local interconnect area; and positioned such

Official Amendment

Serial No: 09/943,078

Attorney Docket MIO 0083 PA

that at least a portion of said damascene trench at least partially overlies said isolation trench:

sthipping said first patterned mask from said first dielectric layer,

growing an oxide layer on said base substrate, said oxide layer within said gate area of said damascene trench defining a gate oxide layer;

forming a second patterned mask over said semiconductor device, said second patterned mask arranged to expose at least a portion of said oxide layer within said local interconnect area;

etching away the exposed portion of said oxide layer within said damascene trench; providing at least one contact implant within said base substrate through said damascene trench;

stripping said second patterned mask from said semiconductor device;

depositing a conductive layer comprising a conductive material over said device such that said conductive layer fills said damascene trench;

planarizing said conductive layer down to the surface of said dielectric layer; removing said first dielectric layer to define a damascene gate structure and a damascene local interconnect structure;

forming lightly doped drain regions in said base substrate adjacent to said damascene gate structure and said damascene local interconnect structure;

depositing a spacer layer over said device;

anisotropically etching said spacer layer such that spacers are formed over the portions of said base substrate where said lightly doped drain regions are formed; and

forming doped source/drain regions in said base substrate after forming said spacers such that said base substrate is doped more deeply into said base substrate adjacent to said spacers than into said base substrate underneath said spacers.

40-44. (Cancelled)

Coxed

Official Amendment Serial No: 09/943,078 Attorney Docket MIO 0083 PA

5021

- 45. (Previously Added) A method of fabricating a semiconductor device according to claim 1 wherein said local interconnect area partially overlies an isolation trench formed in said base substrate.
- 46. (Previously Added) A method of fabricating a semiconductor device according to claim 1, further comprising forming a plurality of local interconnect areas in said damascene trench.

Contra

- 47. (Previously Added) A method of fabricating a semiconductor device according to claim 1, further comprising forming a plurality of gate areas in said damascene trench.
- 48. (Previously Added) A method of fabricating a semiconductor device according to claim 2, wherein said isolation trench comprises a shallow trench isolation structure.
 - 49. (Previously Added) A method of fabricating a semiconductor device according to claim 6, wherein said gate area and said local interconnect area of said damascene trench are both formed by said patterned mask and etching.